

Fig.1




FIG.2





FIG.3


INACTIVE BL INACTIVE BL ACTIVE BL INACTIVE BL

3 Level Passive Matrix Switching Protocol

- t_0 : word line latched, active pulldown to 0
- t_1 : bit line clamp released - sense amp on
- t_2 : bit line decision - data latched
- t_3 : word line returned to quiescent $V_s/2$
- t_4 : write data latched on bit lines
- t_5 : word line pulled to V_s - set/reset caps
- t_6 : word line returned to quiescent $V_s/2$
- t_7 : bit lines actively returned to V_s clamp
- t_8 : read/write cycle complete



Maximum depolarizing voltage $V_s/2$




Refresh/Write Cycle

Read Cycle

Fig. 4


3 Level Passive Matrix Switching Protocol

- t_0 : word line latched, active pull $\alpha \rho$ to V_s
- t_1 : bit line clamp released - sense amp on
- t_2 : bit line decision - data latched
- t_3 : word line returned to quiescent $V_s/2$
- t_4 : write data latched on bit lines
- t_5 : word line pulled to 0 - set/reset caps
- t_6 : word line returned to quiescent $V_s/2$
- t_7 : bit lines actively returned to 0 - clamp
- t_8 : read/write cycle complete



Maximum depolarizing voltage $V_s/2$

Sense Amps biased near V_s



Refresh/Write Cycle

Read Cycle

Fig. 5




FIG. 6.




FIG. 7

Five Level Timing Diagram




Fig. 8

Five Level Timing Diagram

Timing Diagram





FIG. 9



F16. 10




Fig. 16.11





Fig.12



F16.13





Fig. 14
EXAMPLE OF READ AND WRITE PROTOCOL INVOLVING A PRE-READ REFERENCE CYCLE.

T. D. G. H. C. D. M. S. S. S. S.



SENSE AMPLIFIERS

FIG.15